WORKSHOPS PAD LSI EPUSP 2008

 

 

1)      March, 24th, 25th  and 26th 

 

·         Folder of the event

·         News at PAD site

·         News at IEEE

 

I Workshop on OpenSPARC Architecture (USP, Brazil)

 

 

Introduction to Chip Multithreaded and FPGA Implementation

This workshop will present about OpenSPARC Architecture, Details of OpenSPARC Microarchitecture, Simulators for Chip Multithreaded (CMT), Performance Modeling Tools, and Tools. The main goal is FPGA Implementation on OpenSPARC T1.

OpenSPARC Specification and FPGA Implementation (March, 24th, 25th  and 26th )

Held at the

  • Anfiteatro Engenharia Elétrica – USP
  • Av. Professor Luciano Gualberto, Trav3 158
  • Cidade Universitária. São Paulo – SP 
  • Hosted by Grupo de Computação Pervasiva e Alto Desempenho (PAD/LSI) at Universidade de São Paulo – USP

125px-university-of-sao-paulo-shield-color-low-res.png

  • Sponsored by

minerva_home.gifsparcmember.jpgindex_r2_c2.gif

   

Monday

March 24th, 2008

 

8:30 – 9:00

Continental BreakfastRegistration

Anfiteatro Engenharia Elétrica

9:00 – 9:15

Welcome and Introduction

Sergio T. Kofuji, USP and Eduardo Lima, SUN

9:15 – 9:45

Carlos Thomaz, SUN

OpenSPARC Community

9:45 – 10:15

Sergio Kofuji, USP

OpenSPARC Program at USP

10:15 – 10:45

Sergio Kofuji, USP

Architectural Concepts: Chip Multithreaded (CMT) Era

10:45 – 11:15

Coffee Break

 

11:15 – 11:45

Sergio Kofuji, USP 

Fine-Grained and Course-Grained Applications for CMT

11:45 – 12:15

Sergio Kofuji, USP

SPARC Architectures Generations

12:15 – 12:45

Sergio Kofuji, USP

Design Decisions (Bandwidth, cache system, power)

12:45 – 1:45

Lunch

1:45 – 2:15

Sergio Kofuji, USP

OpenSPARC T1 Microarchitecture

2:15 – 2:45

Sergio Kofuji, USP

FPGA Implementation on OpenSPARC T1(video)Community Innovation Awards Contest

2:45 – 3:15

Sergio Kofuji, USP

Open Discussion

3:15 – 3:45

 Coffee Break

 

3:45 – 4:15

Sergio Kofuji, USP

OpenSPARC T2 Microarchitecture

4:15 – 5:15

Sergio Kofuji, USP

Open Discussion

 

Tuesday

March 25th, 2008

 

8:30 – 9:00

Opennning

C1-10 Engenharia Elétrica

9:00 – 9:15

Welcome and Introduction to Simulators for OpenSPARC T1

Sergio Kofuji, USP and Fernando Muzzi, LSI/Design House and Jussara Kofuji, PAD/USP

9:15 – 9:45

Fernando Muzzi, LSI/USP

Overview of SPARC Architectural Model (SAM)

9:45 – 10:15

Fernando Muzzi, LSI/USP

Modeling Components (Pipe, TLBs, ASICs)

10:15 – 10:45

Fernando Muzzi, LSI/USP

Modeling of Device Drivers

10:45 – 11:15

Coffee Break

 

11:15 – 11:45

Jussara Kofuji, PAD/USP

Introduction of SPARC architectural Model (SAM) for OpenSPARC T2

11:45 – 12:15

Jussara Kofuji, PAD/USP

Legion – Fast instruction accurate simulator for software developers

12:15 – 12:45

Jussara Kofuji, PAD/USP

RST Trace Tool

12:45 – 1:45

Lunch

1:45 – 2:15

Introduction to FPGA Implementation

Sergio Kofuji, USP and Edson Horta, Visiting Professor USP

2:15 – 2:45

Edson Horta, USP

Programmable Logic Devices

2:45 – 3:15

Edson Horta, USP

ISE Design Tool

3:15 – 3:45

Coffee Break

 

3:45 – 4:15

Edson Horta, USP

Embedded Processing in FPGA

4:15 – 5:15

Edson Horta, USP

EDK Design Tool

6:30

Dinner

Paulista Grill’s restaurant

 

Thursday

March 26th, 2008

 

8:30 – 9:00

Opennning

C1-10 Engenharia Elétrica

9:00 – 9:15

Introduction to ModelSim

German Santos, DrEE USP

9:15 – 9:45

Stelvio Barbosa, PAD/USP

Lab ModelSim

9:45 – 10:15

Renato Machado, PAD/USP

Lab ModelSim

10:15 – 10:45

Open Discussion

German Santos

10:45 – 11:15

Coffee Break

 

11:15 – 11:45

Antonio Amorim, PAD/USP

Introduction to Multicore Architectures

11:45 – 12:15

Jussara Kofuji, PAD/USP

Multicore Programming Models

12:15 – 12:45

Antonio Amorim, PAD/USP

Paradigms of Multicore Programming (overview of software development)

12:45 – 1:45

Lunch

  • Registration and informations: Please send email to Jussara at pad.lsi.usp.br
  • Cost Workshop: R$30,00 (Included Coffee Break and Full registration)
  • Dinner (Not included)


Kofuji

About the author:

 

Dr. Sergio Takeo Kofuji, Assistant Professor, is the Coordinator of PAD Group of Laboratorio de Sistemas Integraveis of USP, Brazil. 

 

 

 

Last Updated ( Wednesday, 05 March 2008 )